In the Claims:

Please cancel claim 8 without prejudice.

Please amend claims 1, 5, 6, 11, 16, 17, and 18 as follows:

1. (currently amended) A method for implementing dynamic Virtual Lane (VL) buffer reconfiguration in a channel adapter comprising the steps of:

providing a first register for communicating an adapter buffer size and allocation capability for the channel adapter;

providing at least one second register for communicating a current port buffer size; one said second register associated with each physical port of the channel adapter;

providing a plurality of third registers for communicating a current VL buffer size; one said third register associated with each VL of each said physical port of the channel adapter; and

utilizing said second register for receiving change requests for adjusting said current port buffer size for an associated physical port; and

utilizing said third register for receiving change requests for adjusting said current VL buffer size for an associated VL;

providing a hypervisor for monitoring buffer resources, and using said hypervisor for writing change requests to respective ones of each said second register and said third registers.

- 2. (original) A method for implementing dynamic Virtual Lane (VL) buffer reconfiguration as recited in claim 1 wherein said first register includes predefined fields for storing said adapter buffer size, a flexibly allocated buffer space for the channel adapter, and an allocation unit for buffer allocation.
- 3. (original) A method for implementing dynamic Virtual Lane (VL) buffer reconfiguration as recited in claim 1 wherein each said second register includes predefined fields for storing said current port buffer size, a fixed port buffer space and a requested port buffer size.

- 4. (original) A method for implementing dynamic Virtual Lane (VL) buffer reconfiguration as recited in claim 1 wherein each said third register includes predefined fields for storing said current VL buffer size, a fixed VL buffer space and a requested VL buffer size.
- 5. (currently amended) A method for implementing dynamic Virtual Lane (VL) buffer reconfiguration as recited in claim 1 wherein in a channel adapter comprising the steps of:

providing a first register for communicating an adapter buffer size and allocation capability for the channel adapter;

providing at least one second register for communicating a current port buffer size; one said second register associated with each physical port of the channel adapter;

providing a plurality of third registers for communicating a current VL buffer size; one said third register associated with each VL of each said physical port of the channel adapter;

utilizing said second register for receiving change requests for adjusting said current port buffer size for said associated physical port includes the steps of utilizing a hypervisor for writing said change request to a requested port buffer field of said second register for adjusting said current port buffer size for said associated physical port; and

utilizing said third register for receiving change requests for adjusting said current VL buffer size for an associated VL.

6. (currently amended) A method for implementing dynamic Virtual Lane (VL) buffer reconfiguration as recited in claim 1 wherein utilizing third register for receiving change requests for adjusting said current VL buffer size for said associated VL includes the steps of utilizing a <u>said</u> hypervisor for writing said change request to a requested VL buffer field of said third register for adjusting said current port buffer size for said associated physical port.

7. (original) A method for implementing dynamic Virtual Lane (VL) buffer reconfiguration as recited in claim 1 further includes providing a plurality of change and status registers for communicating VL change and status values; one said change and status register associated with each said VL of each said physical port of the channel adapter register.

Claim 8. (canceled).

- 9. (original) A method for implementing dynamic Virtual Lane (VL) buffer reconfiguration as recited in claim 1 further includes providing channel adapter hardware for managing allocation of buffer space responsive to said change requests written by said hypervisor.
- 10. (original) A method for implementing dynamic Virtual Lane (VL) buffer reconfiguration as recited in claim 1 wherein providing said hypervisor for monitoring buffer resources includes providing at least one register for storing VL buffer usage statistics; and said hypervisor periodically polling said at least one register for storing VL buffer usage statistics.

11. (currently amended) Apparatus for implementing dynamic Virtual Lane (VL) buffer reconfiguration comprising:

a first register for communicating an adapter buffer size and allocation capability for a channel adapter;

at least one second register for communicating a current port buffer size; one said second register associated with each physical port of the channel adapter;

a plurality of third registers for communicating a current VL buffer size; one said third register associated with each VL of each said physical port of the channel adapter;

a hypervisor for monitoring buffer resources;

said hypervisor for writing change requests to said second register for adjusting said current port buffer size for an associated physical port; and

said hypervisor for writing change requests to said third register for adjusting said current VL buffer size for an associated VL; and

channel adapter hardware for managing allocation of buffer space responsive to said change requests written by said hypervisor.

- 12. (original) Apparatus for implementing dynamic Virtual Lane (VL) buffer reconfiguration as recited in claim 11 wherein said first register includes predefined fields for storing said adapter buffer size, a flexibly allocated buffer space for the channel adapter, and an allocation unit used for buffer allocation.
- 13. (original) Apparatus for implementing dynamic Virtual Lane (VL) buffer reconfiguration as recited in claim 11 wherein each said second register includes predefined fields for storing said current port buffer size, a fixed port buffer space and a requested port buffer size; said hypervisor writes said change requests to said requested port buffer size field.
- 14. (original) Apparatus for implementing dynamic Virtual Lane (VL) buffer reconfiguration as recited in claim 11 wherein said channel adapter hardware includes buffer management state machine hardware.

- 15. (original) Apparatus for implementing dynamic Virtual Lane (VL) buffer reconfiguration as recited in claim 11 wherein each said third register includes predefined fields for storing said current VL buffer size, a fixed VL buffer space and a requested VL buffer size; said hypervisor writes said change requests to said requested VL buffer size field.
- 16. (currently amended) Apparatus for implementing dynamic Virtual Lane (VL) buffer reconfiguration as recited in claim 11 includes at least one register storing VL buffer usage statistics; and wherein said hypervisor for monitoring buffer resources includes and periodically polling said at least one register storing VL buffer usage statistics.
- 17. (currently amended) A computer program product for implementing dynamic Virtual Lane (VL) buffer reconfiguration in a channel adapter of a system area network, said computer program product including a plurality of computer executable instructions stored on a computer readable medium, wherein said instructions, when executed by the channel adapter, cause the channel adapter to perform the steps of:

communicating an adapter buffer size and allocation capability for the channel adapter using a first register;

communicating a current port buffer size using a second register; one said second register associated with each physical port of the channel adapter;

communicating a current VL buffer size using a third register; one said third register associated with each VL of each said physical port of the channel adapter; and monitoring buffer resources;

writing a change request to one said second register for adjusting said current port buffer size for said associated physical port; and

writing a change request to one said third register for adjusting said current VL buffer size for said associated VL.

18. (currently amended) A computer program product as recited in claim 17 wherein said instructions, when executed by the channel adapter, cause the channel adapter to perform the steps of: monitoring buffer resources by includes periodically polling a register storing VL buffer usage statistics.

19. (original) A computer program product as recited in claim 17 wherein said instructions, when executed by the channel adapter, cause the channel adapter to perform the steps of: writing said change requests responsive to monitoring buffer resources.